Sciweavers

5762 search results - page 1120 / 1153
» R-tree: A Hardware Implementation
Sort
View
VTS
2005
IEEE
151views Hardware» more  VTS 2005»
14 years 2 months ago
A CMOS RF RMS Detector for Built-in Testing of Wireless Transceivers
: This project involves the design of a CMOS RF RMS Detector that converts the RMS voltage amplitude of an RF signal to a DC voltage. Its high input impedance and small area make i...
Alberto Valdes-Garcia, Radhika Venkatasubramanian,...
ACMMSP
2005
ACM
101views Hardware» more  ACMMSP 2005»
14 years 2 months ago
Transparent pointer compression for linked data structures
64-bit address spaces are increasingly important for modern applications, but they come at a price: pointers use twice as much memory, reducing the effective cache capacity and m...
Chris Lattner, Vikram S. Adve
ASPDAC
2005
ACM
97views Hardware» more  ASPDAC 2005»
14 years 2 months ago
Opportunities and challenges for better than worst-case design
The progressive trend of fabrication technologies towards the nanometer regime has created a number of new physical design challenges for computer architects. Design complexity, u...
Todd M. Austin, Valeria Bertacco, David Blaauw, Tr...
GRAPHITE
2005
ACM
14 years 2 months ago
Auditory bias of visual attention for perceptually-guided selective rendering of animations
The developers and users of real-time graphics, such as games and virtual reality, are demanding ever more realistic computer generated images. Despite the availability of modern ...
Georgia Mastoropoulou, Kurt Debattista, Alan Chalm...
ISLPED
2005
ACM
102views Hardware» more  ISLPED 2005»
14 years 2 months ago
Snug set-associative caches: reducing leakage power while improving performance
As transistors keep shrinking and on-chip data caches keep growing, static power dissipation due to leakage of caches takes an increasing fraction of total power in processors. Se...
Jia-Jhe Li, Yuan-Shin Hwang
« Prev « First page 1120 / 1153 Last » Next »