Sciweavers

66 search results - page 8 / 14
» Retargetable compilation for low power
Sort
View
ASAP
2003
IEEE
107views Hardware» more  ASAP 2003»
14 years 3 months ago
Energy Aware Register File Implementation through Instruction Predecode
The register file is a power-hungry device in modern architectures. Current research on compiler technology and computer architectures encourages the implementation of larger dev...
José L. Ayala, Marisa Luisa López-Va...
ISLPED
2003
ACM
155views Hardware» more  ISLPED 2003»
14 years 3 months ago
Low-power high-level synthesis for FPGA architectures
This paper addresses two aspects of low-power design for FPGA circuits. First, we present an RT-level power estimator for FPGAs with consideration of wire length. The power estima...
Deming Chen, Jason Cong, Yiping Fan
AAAI
2008
14 years 3 days ago
Diagnosing Faults in Electrical Power Systems of Spacecraft and Aircraft
Electrical power systems play a critical role in spacecraft and aircraft, and they exhibit a rich variety of failure modes. This paper discusses electrical power system fault diag...
Ole J. Mengshoel, Adnan Darwiche, Keith Cascio, Ma...
IJHR
2007
104views more  IJHR 2007»
13 years 9 months ago
Upper Limb Powered Exoskeleton
—An exoskeleton is an external structural mechanism with joints and links corresponding to those of the human body. With applications in rehabilitation medicine and virtual reali...
Jacob Rosen, Joel C. Perry
MICRO
2002
IEEE
128views Hardware» more  MICRO 2002»
14 years 2 months ago
Compiler-directed instruction cache leakage optimization
Excessive power consumption is widely considered as a major impediment to designing future microprocessors. With the continued scaling down of threshold voltages, the power consum...
Wei Zhang 0002, Jie S. Hu, Vijay Degalahal, Mahmut...