Sciweavers

768 search results - page 19 / 154
» Robustness of Sequential Circuits
Sort
View
DAC
2004
ACM
14 years 10 months ago
Statistical timing analysis in sequential circuit for on-chip global interconnect pipelining
With deep-sub-micron (DSM) technology, statistical timing analysis becomes increasingly crucial to characterize signal transmission over global interconnect wires. In this paper, ...
Lizheng Zhang, Yuhen Hu, Charlie Chung-Ping Chen
ICCAD
2006
IEEE
183views Hardware» more  ICCAD 2006»
14 years 5 months ago
Soft error derating computation in sequential circuits
Soft error tolerant design becomes more crucial due to exponential increase in the vulnerability of computer systems to soft errors. Accurate estimation of soft error rate (SER), ...
Hossein Asadi, Mehdi Baradaran Tahoori
ICCAD
2004
IEEE
87views Hardware» more  ICCAD 2004»
14 years 5 months ago
A vectorless estimation of maximum instantaneous current for sequential circuits
Cheng-Tao Hsieh, Jian-Cheng Lin, Shih-Chieh Chang
DSD
2009
IEEE
133views Hardware» more  DSD 2009»
14 years 3 months ago
Deductive Fault Simulation for Asynchronous Sequential Circuits
Roland Dobai, Elena Gramatová