Sciweavers

605 search results - page 83 / 121
» Self-Timed Architecture of a Reduced Instruction Set Compute...
Sort
View
HPCA
2005
IEEE
14 years 8 months ago
Characterizing and Comparing Prevailing Simulation Techniques
Due to the simulation time of the reference input set, architects often use alternative simulation techniques. Although these alternatives reduce the simulation time, what has not...
Joshua J. Yi, Sreekumar V. Kodakara, Resit Sendag,...
SIGCOMM
2009
ACM
14 years 3 months ago
Accountability in hosted virtual networks
Virtualization enables multiple networks, each customized for a particular purpose, to run concurrently over a shared substrate. One such model for managing these virtual networks...
Eric Keller, Ruby B. Lee, Jennifer Rexford
DAC
2008
ACM
14 years 9 months ago
Multiprocessor performance estimation using hybrid simulation
With the growing number of programmable processing elements in today's MultiProcessor System-on-Chip (MPSoC) designs, the synergy required for the development of the hardware...
Lei Gao, Kingshuk Karuri, Stefan Kraemer, Rainer L...

Lab
1058views
14 years 5 months ago
UP Electrical and Electronics Engineering Institute
The Institute's mission is to produce excellent, innovative and nationalistic engineers and to advance the field of electrical and electronics engineering. The undergr...
DAC
1996
ACM
14 years 19 days ago
A Boolean Approach to Performance-Directed Technology Mapping for LUT-Based FPGA Designs
Abstract -- This paper presents a novel, Boolean approach to LUTbased FPGA technology mapping targeting high performance. As the core of the approach, we have developed a powerful ...
Christian Legl, Bernd Wurth, Klaus Eckl