320 search results - page 30 / 64 » Simulation based Development of Efficient Hardware for Sort ... |
DATE
2004
IEEE
14 years 25 days ago
2004
IEEE
Due to process variations in deep sub-micron (DSM) technologies, the effects of timing defects are difficult to capture. This paper presents a novel coverage metric for estimating...
DATE
2008
IEEE
14 years 3 months ago
2008
IEEE
Modern digital signal processing applications have an increasing demand for computational power while needing to preserve low power dissipation and high flexibility. For many appl...
IWSOC
2003
IEEE
14 years 2 months ago
2003
IEEE
: - A filter cache is proposed at a higher level than the L1 (main) cache in the memory hierarchy and is much smaller. The typical size of filter cache is of the order of 512 Bytes...
TPDS
2010
13 years 3 months ago
2010
The basic operation in such a network is the systematic gathering (with or without in-network aggregation) and transmitting of sensed data to a base station for further processing....
ASAP
2006
IEEE
13 years 11 months ago
2006
IEEE
In this paper, a routing model for minimizing hot spots in the network on chip (NOC) is presented. The model makes use of AntNet routing algorithm which is based on Ant colony. Us...