Sciweavers

1304 search results - page 162 / 261
» Simulation of Soliton Circuits
Sort
View
FPGA
2007
ACM
114views FPGA» more  FPGA 2007»
14 years 4 months ago
Design of a logic element for implementing an asynchronous FPGA
A reconfigurable logic element (LE) is developed for use in constructing a NULL Convention Logic (NCL) FPGA. It can be configured as any of the 27 fundamental NCL gates, including...
Scott C. Smith
ASYNC
2006
IEEE
72views Hardware» more  ASYNC 2006»
14 years 4 months ago
Fast Asynchronous Shift Register for Bit-Serial Communication
A fast asynchronous shift register is used as the serializer and de-serializer in a novel bit-serial on-chip communication link. The link employs two-phase transition-based LEDR e...
Rostislav (Reuven) Dobkin, Ran Ginosar, Avinoam Ko...
ICRA
2006
IEEE
99views Robotics» more  ICRA 2006»
14 years 4 months ago
Application of Set Membership Identification for Fault Detection of MEMS
- In this article, a set membership (SM) identification technique is tailored to detect faults in microelectromechanical systems. The SM-identifier estimates an orthotope which con...
Vasso Reppa, Anthony Tzes
ISCAS
2006
IEEE
79views Hardware» more  ISCAS 2006»
14 years 4 months ago
Spike timing dependent adaptation for mismatch compensation
— This paper presents some circuitry for use within a visual-processing depth-recovery algorithm based upon spike timing. The accuracy of the depth calculation relies on a predic...
Katherine L. Cameron, Alan F. Murray, S. Collins
ISCAS
2005
IEEE
134views Hardware» more  ISCAS 2005»
14 years 3 months ago
Heap charge pump optimisation by a tapered architecture
- The heap charge pump represents an attractive voltage multiplier scheme in integrated circuits where only low-voltage devices are available. This paper presents a performance opt...
R. Arona, Edoardo Bonizzoni, Franco Maloberti, Gui...