Sciweavers

214 search results - page 27 / 43
» Software Performance Estimation in MPSoC Design
Sort
View
CODES
2005
IEEE
14 years 1 months ago
High-level synthesis for large bit-width multipliers on FPGAs: a case study
In this paper, we present the analysis, design and implementation of an estimator to realize large bit width unsigned integer multiplier units. Larger multiplier units are require...
Gang Quan, James P. Davis, Siddhaveerasharan Devar...
CODES
2004
IEEE
13 years 11 months ago
Efficient exploration of on-chip bus architectures and memory allocation
Separation between computation and communication in system design allows the system designer to explore the communication architecture independently of component selection and map...
Sungchan Kim, Chaeseok Im, Soonhoi Ha
SPIN
2010
Springer
13 years 5 months ago
Context-Bounded Translations for Concurrent Software: An Empirical Evaluation
Abstract. Context-Bounded Analysis has emerged as a practical automatic formal analysis technique for fine-grained, shared-memory concurrent software. Two recent papers (in CAV 20...
Naghmeh Ghafari, Alan J. Hu, Zvonimir Rakamaric
WOSP
2000
ACM
13 years 12 months ago
A UML tool for an automatic generation of simulation programs
For sometime now, Unified Modelling Language (UML) has been accepted as a standard for designing new systems. Its array of notations helps system designers to capture their ideas ...
L. B. Arief, Neil A. Speirs
HT
2004
ACM
14 years 28 days ago
When open hypermedia meets peer-to-peer computing
We describe the extension to our previous work on a Web-based peer-to-peer open hypermedia system, the DDLS. We enrich the peer model by introducing query history, and propose the...
Jing Zhou, Wendy Hall, David De Roure