Sciweavers

871 search results - page 42 / 175
» Streaming Reduction Circuit
Sort
View
IJCV
1998
121views more  IJCV 1998»
13 years 9 months ago
Continuous Time Matching Constraints for Image Streams
Corresponding image points of a rigid object in a discrete sequence of images fulfil the so-called multilinear constraint. In this paper the continuous time analogue of this const...
Kalle Åström, Anders Heyden
GLVLSI
2010
IEEE
138views VLSI» more  GLVLSI 2010»
14 years 3 months ago
Methodology to achieve higher tolerance to delay variations in synchronous circuits
A methodology is proposed for designing robust circuits exhibiting higher tolerance to process and environmental variations. This higher tolerance is achieved by exploiting the in...
Emre Salman, Eby G. Friedman
ISMVL
1999
IEEE
133views Hardware» more  ISMVL 1999»
14 years 2 months ago
Ternary Multiplication Circuits Using 4-Input Adder Cells and Carry Look-Ahead
We introduce a new implementation of a ternary adder with four inputs and two outputs. This ternary adder reduces the number of digits in a multiplication compared with a binary m...
Andreas Herrfeld, Siegbert Hentschke
CORR
2011
Springer
198views Education» more  CORR 2011»
13 years 4 months ago
Kron Reduction of Graphs with Applications to Electrical Networks
Abstract. Consider a weighted and undirected graph, possibly with self-loops, and its corresponding Laplacian matrix, possibly augmented with additional diagonal elements correspon...
Florian Dörfler, Francesco Bullo
ICCD
2007
IEEE
322views Hardware» more  ICCD 2007»
14 years 6 months ago
Voltage drop reduction for on-chip power delivery considering leakage current variations
In this paper, we propose a novel on-chip voltage drop reduction technique for on-chip power delivery networks of VLSI systems in the presence of variational leakage current sourc...
Jeffrey Fan, Ning Mi, Sheldon X.-D. Tan