Sciweavers

65 search results - page 3 / 13
» System Level Simulation of Autonomic SoCs with TAPES
Sort
View
123
Voted
DATE
2009
IEEE
101views Hardware» more  DATE 2009»
15 years 10 months ago
A monitor interconnect and support subsystem for multicore processors
Abstract— In many current SoCs, the architectural interface to onchip monitors is ad hoc and inefficient. In this paper, a new architectural approach which advocates the use of a...
Sailaja Madduri, Ramakrishna Vadlamani, Wayne Burl...
172
Voted
DSD
2010
IEEE
221views Hardware» more  DSD 2010»
15 years 1 months ago
Modeling Reconfigurable Systems-on-Chips with UML MARTE Profile: An Exploratory Analysis
Reconfigurable FPGA based Systems-on-Chip (SoC) architectures are increasingly becoming the preferred solution for implementing modern embedded systems, due to their flexible natur...
Sana Cherif, Imran Rafiq Quadri, Samy Meftali, Jea...
130
Voted
DAC
2007
ACM
16 years 4 months ago
Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip
Due to high levels of integration and complexity, the design of multi-core SoCs has become increasingly challenging. In particular, energy consumption and distributing a single gl...
Ümit Y. Ogras, Diana Marculescu, Puru Choudha...
164
Voted
ANSS
2008
IEEE
15 years 10 months ago
Resource Allocation Strategies in a 2-Level Hierarchical Grid System
Efficient job scheduling in grids is challenging due to the large number of distributed autonomous resources. In this paper we study various resource allocation policies in a 2-le...
Stylianos Zikos, Helen D. Karatza
150
Voted
CODES
2007
IEEE
15 years 7 months ago
A computational reflection mechanism to support platform debugging in SystemC
System-level and Platform-based design, along with Transaction Level modeling (TLM) techniques and languages like SystemC, appeared as a response to the ever increasing complexity...
Bruno Albertini, Sandro Rigo, Guido Araujo, Cristi...