Sciweavers

1016 search results - page 13 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
DATE
2005
IEEE
115views Hardware» more  DATE 2005»
14 years 1 months ago
An Infrastructure to Functionally Test Designs Generated by Compilers Targeting FPGAs
This paper presents an infrastructure to test the functionality of the specific architectures output by a highlevel compiler targeting dynamically reconfigurable hardware. It resu...
Rui Rodrigues, João M. P. Cardoso
ICCAD
1999
IEEE
84views Hardware» more  ICCAD 1999»
13 years 12 months ago
Improving coverage analysis and test generation for large designs
State space techniques have proven to be useful for measuring and improving the coverage of test vectors that are used during functional validation via simulation. By comparing th...
Jules P. Bergmann, Mark Horowitz
CSB
2003
IEEE
14 years 27 days ago
Group Testing With DNA Chips: Generating Designs and Decoding Experiments
DNA microarrays are a valuable tool for massively parallel DNA-DNA hybridization experiments. Currently, most applications rely on the existence of sequence-specific oligonucleot...
Alexander Schliep, David C. Torney, Sven Rahmann
DATE
2010
IEEE
124views Hardware» more  DATE 2010»
14 years 21 days ago
Control network generator for latency insensitive designs
—Creating latency insensitive or asynchronous designs from clocked designs has potential benefits of increased modularity and robustness to variations. Several transformations h...
Eliyah Kilada, Kenneth S. Stevens
ATS
2000
IEEE
86views Hardware» more  ATS 2000»
14 years 1 days ago
An adjacency-based test pattern generator for low power BIST design
Patrick Girard, Loïs Guiller, Christian Landr...