1016 search results - page 22 / 204 » Test Generation for Designs with On-Chip Clock Generators |
177
click to vote
GLVLSI
2009
IEEE
15 years 1 months ago
2009
IEEE
To assist in dynamic assertion-based verification, we present a method to automatically build a test vector generator from a temporal property. Based on the duality between monito...
133
click to vote
VLSID
2009
IEEE
16 years 4 months ago
2009
IEEE
Functional validation is a major bottleneck in the current SOC design methodology. While specification-based validation techniques have proposed several promising ideas, the time ...
154
Voted
DATE
2006
IEEE
15 years 10 months ago
2006
IEEE
Functional validation is a major bottleneck in pipelined processor design. Simulation using functional test vectors is the most widely used form of processor validation. While exi...
122
click to vote
DAC
2009
ACM
16 years 4 months ago
2009
ACM
Functional validation of a processor design through execution of a suite of test programs is common industrial practice. In this paper, we develop a high-level architectural speci...
114
click to vote
HYBRID
2007
Springer
15 years 10 months ago
2007
Springer
Abstract. Testing is an important tool for validation of the system design and its implementation. Model-based test generation allows to systematically ascertain whether the system...