Sciweavers

2424 search results - page 38 / 485
» The High Level Architecture for Simulations
Sort
View
ISCAS
2005
IEEE
132views Hardware» more  ISCAS 2005»
14 years 2 months ago
High efficiency wide bandwidth power supplies for GSM and EDGE RF power amplifiers
—This paper presents and compares three circuit architectures that are promising candidates to efficiently and dynamically supply GSM and EDGE RF power amplifiers in handsets. Th...
Yushan Li, Dragan Maksimovic
ASPDAC
2004
ACM
158views Hardware» more  ASPDAC 2004»
14 years 13 days ago
Decode filter cache for energy efficient instruction cache hierarchy in super scalar architectures
Abstract-- The power consumption of microprocessors has been increasing in step with the complexity of each progressive generation. In general purpose processors, this is primarily...
Kugan Vivekanandarajah, Thambipillai Srikanthan, S...
DATE
2008
IEEE
163views Hardware» more  DATE 2008»
14 years 3 months ago
Design flow for embedded FPGAs based on a flexible architecture template
Modern digital signal processing applications have an increasing demand for computational power while needing to preserve low power dissipation and high flexibility. For many appl...
B. Neumann, Thorsten von Sydow, Holger Blume, Tobi...
WSC
2007
13 years 11 months ago
The SISO CSPI PDG standard for commercial off-the-shelf simulation package interoperability reference models
For many years discrete-event simulation has been used to analyze production and logistics problems in manufacturing and defense. Commercial-off-the-shelf Simulation Packages (CSP...
Simon J. E. Taylor, Navonil Mustafee, Steffen Stra...
ISLPED
2005
ACM
111views Hardware» more  ISLPED 2005»
14 years 2 months ago
Peak temperature control and leakage reduction during binding in high level synthesis
Temperature is becoming a first rate design criterion in ASICs due to its negative impact on leakage power, reliability, performance, and packaging cost. Incorporating awareness o...
Rajarshi Mukherjee, Seda Ogrenci Memik, Gokhan Mem...