Sciweavers

2424 search results - page 58 / 485
» The High Level Architecture for Simulations
Sort
View
CODES
2003
IEEE
14 years 2 months ago
A fast parallel reed-solomon decoder on a reconfigurable architecture
This paper presents a software implementation of a very fast parallel Reed-Solomon decoder on the second generation of MorphoSys reconfigurable computation platform, which is targ...
Arezou Koohi, Nader Bagherzadeh, Chengzi Pan
DATE
2004
IEEE
158views Hardware» more  DATE 2004»
14 years 14 days ago
Bandwidth-Constrained Mapping of Cores onto NoC Architectures
We address the design of complex monolithic systems, where processing cores generate and consume a varying and large amount of data, thus bringing the communication links to the e...
Srinivasan Murali, Giovanni De Micheli
SIAMSC
2008
97views more  SIAMSC 2008»
13 years 8 months ago
Long-Time Simulations on High Resolution Meshes to Model Calcium Waves in a Heart Cell
Abstract. A model for the flow of calcium in an atrial heart cell is given by a system of timedependent reaction-diffusion equations coupled by non-linear reaction terms. Calcium i...
Matthias K. Gobbert
ICAC
2007
IEEE
14 years 3 months ago
SLA Decomposition: Translating Service Level Objectives to System Level Thresholds
In today’s complex and highly dynamic computing environments, systems/services have to be constantly adjusted to meet Service Level Agreements (SLAs) and to improve resource uti...
Yuan Chen, Subu Iyer, Xue Liu, Dejan S. Milojicic,...
3DIC
2009
IEEE
146views Hardware» more  3DIC 2009»
14 years 3 months ago
A routerless system level interconnection network for 3D integrated systems
- This paper describes a new architectural paradigm for fully connected, single-hop system level interconnection networks. The architecture is scalable enough to meet the needs of ...
Kelli Ireland, Donald M. Chiarulli, Steven P. Levi...