Sciweavers

639 search results - page 87 / 128
» Tradeoffs in designing accelerator architectures for visual ...
Sort
View
DAC
2001
ACM
14 years 9 months ago
High-Quality Operation Binding for Clustered VLIW Datapaths
Clustering is an effective method to increase the available parallelism in VLIW datapaths without incurring severe penalties associated with large number of register file ports. E...
Viktor S. Lapinskii, Margarida F. Jacome, Gustavo ...
DATE
2003
IEEE
87views Hardware» more  DATE 2003»
14 years 2 months ago
FPGA-Based Implementation of a Serial RSA Processor
In this paper we present an hardware implementation of the RSA algorithm for public-key cryptography. The RSA algorithm consists in the computation of modular exponentials on larg...
Antonino Mazzeo, Luigi Romano, Giacinto Paolo Sagg...
DAC
2002
ACM
14 years 9 months ago
A solenoidal basis method for efficient inductance extraction
The ability to compute the parasitic inductance of the interconnect is critical to the timing verification of modern VLSI circuits. A challenging aspect of inductance extraction i...
Hemant Mahawar, Vivek Sarin, Weiping Shi
HRI
2007
ACM
14 years 16 days ago
The RUBI project: a progress report
The goal of the RUBI project is to accelerate progress in the development of social robots by addressing the problem at multiple levels, including the development of new scientifi...
Javier R. Movellan, Fumihide Tanaka, Ian R. Fasel,...
DAC
2005
ACM
13 years 10 months ago
Efficient and accurate gate sizing with piecewise convex delay models
We present an efficient and accurate gate sizing tool that employs a novel piecewise convex delay model, handling both rise and fall delays, for static CMOS gates. The delay model...
Hiran Tennakoon, Carl Sechen