720 search results - page 72 / 144 » Uniform Memory Hierarchies |
156
Voted
DAC
2002
ACM
16 years 5 months ago
2002
ACM
In this paper we propose a novel integrated circuit and architectural level technique to reduce leakage power consumption in high performance cache memories using single Vt (trans...
160
Voted
ASPLOS
2006
ACM
15 years 10 months ago
2006
ACM
While hardware instruction caches are present in virtually all general-purpose and high-performance microprocessors today, many embedded processors use SRAM or scratchpad memories...
142
click to vote
FOCS
2000
IEEE
15 years 9 months ago
2000
IEEE
We present dynamic search-tree data structures that perform well in the setting of a hierarchical memory (including various levels of cache, disk, etc.), but do not depend on the ...
133
click to vote
SIGMETRICS
1996
ACM
15 years 8 months ago
1996
ACM
A large and increasing gap exists between processor and memory speeds in scalable cache-coherent multiprocessors. To cope with this situation, programmers and compiler writers mus...
150
click to vote
ISCA
2007
IEEE
15 years 4 months ago
2007
IEEE
The center of gravity of computer architecture is moving toward memory systems. Barring breakthrough microarchitectural techniques to move processor performance to higher levels, ...