Sciweavers

643 search results - page 47 / 129
» Using Hardware Counters to Automatically Improve Memory Perf...
Sort
View
DAC
2004
ACM
14 years 9 months ago
Statistical optimization of leakage power considering process variations using dual-Vth and sizing
timing analysis tools to replace standard deterministic static timing analyzers whereas [8,27] develop approaches for the statistical estimation of leakage power considering within...
Ashish Srivastava, Dennis Sylvester, David Blaauw
MICRO
2008
IEEE
162views Hardware» more  MICRO 2008»
13 years 8 months ago
MetaTM/TxLinux: Transactional Memory for an Operating System
This paper quantifies the effect of architectural design decisions on the performance of TxLinux. TxLinux is a Linux kernel modified to use transactions in place of locking primit...
Hany E. Ramadan, Christopher J. Rossbach, Donald E...
AHS
2006
IEEE
100views Hardware» more  AHS 2006»
14 years 2 months ago
Wormhole Routing with Virtual Channels using Adaptive Rate Control for Network-on-Chip (NoC)
This paper presents a new approach in realizing Virtual Channels tailored for Network on Chip implementations. The technique makes use of a flow control mechanism based on adaptiv...
Ioannis Nousias, Tughrul Arslan
DATE
2003
IEEE
92views Hardware» more  DATE 2003»
14 years 2 months ago
An Integrated Approach for Improving Cache Behavior
The widening gap between processor and memory speeds renders data locality optimization a very important issue in data-intensive embedded applications. Throughout the years hardwa...
Gokhan Memik, Mahmut T. Kandemir, Alok N. Choudhar...
IWMM
2004
Springer
101views Hardware» more  IWMM 2004»
14 years 2 months ago
Region analysis and transformation for Java programs
This paper presents a region analysis and transformation framework for Java programs. Given an input Java program, the compiler automatically translates it into an equivalent outp...
Sigmund Cherem, Radu Rugina