Sciweavers

598 search results - page 69 / 120
» VLSI Implementation of Neural Networks
Sort
View
SI3D
1992
ACM
13 years 11 months ago
Interactive Volume Rendering on a Multicomputer
Direct volume rendering is a computationally intensive operation that has become a valued and often preferred visualization tool. For maximal data comprehension, interactive manip...
Ulrich Neumann
IJCNN
2006
IEEE
14 years 1 months ago
Complex Systems Modeling Using Scale-Free Highly-Clustered Echo State Network
— Inspired by the universal laws governing different kinds of complex networks, we propose a scale-free highlyclustered echo state network (SHESN). Different from echo state netw...
Zhidong Deng, Yi Zhang
VLSID
2003
IEEE
104views VLSI» more  VLSID 2003»
14 years 1 months ago
Interfacing Cores with On-chip Packet-Switched Networks
With the emergence of the packet-switched networks as a possible system-on-chip (SoC) communication paradigm, the design of network-on-chips (NoC) has provided a challenge to the ...
Praveen Bhojwani, Rabi N. Mahapatra
CODES
2005
IEEE
14 years 1 months ago
Energy conscious online architecture adaptation for varying latency constraints in sensor network applications
Sensor network applications face continuously changing environments, which impose varying processing loads on the sensor node. This paper presents an online control method which a...
Sankalp Kallakuri, Alex Doboli
VLSID
2006
IEEE
140views VLSI» more  VLSID 2006»
14 years 8 months ago
Low Power Multilevel Interconnect Networks Using Wave-Pipelined Multiplexed (WPM) Routing
A low power multilevel interconnect architecture that uses wave-pipelined multiplexed (WPM) interconnect routing is proposed in this paper. WPM takes advantage of existing interco...
Ajay Joshi, Vinita V. Deodhar, Jeffrey A. Davis