Sciweavers

584 search results - page 17 / 117
» Verification-Aware Microprocessor Design
Sort
View
ICES
2003
Springer
165views Hardware» more  ICES 2003»
14 years 2 months ago
Speeding up Hardware Evolution: A Coprocessor for Evolutionary Algorithms
This paper proposes a coprocessor architecture to speed up hardware evolution. It is designed to be implemented in an FPGA with an integrated microprocessor core. The coprocessor r...
Tillmann Schmitz, Steffen G. Hohmann, Karlheinz Me...
ISVLSI
2007
IEEE
121views VLSI» more  ISVLSI 2007»
14 years 3 months ago
Data Recovery Block Design for Impulse Modulated Power Line Communications in a Microprocessor
Power line communications (PLC) using impulse ultra wideband (UWB) in a microprocessor had been proposed for ubiquitous access of internal nodes for test/debug purposes. In this p...
Rajesh Thirugnanam, Dong Sam Ha, T. M. Mak
IOLTS
2006
IEEE
77views Hardware» more  IOLTS 2006»
14 years 3 months ago
Design of a Robust 8-Bit Microprocessor to Soft Errors
This work presents a fault-tolerant version of the
Rodrigo Possamai Bastos, Fernanda Lima Kastensmidt...
DAC
2003
ACM
14 years 2 months ago
Automating the design of an asynchronous DLX microprocessor
Manish Amde, Ivan Blunno, Christos P. Sotiriou
ATS
2002
IEEE
74views Hardware» more  ATS 2002»
14 years 2 months ago
Evolutionary Test Program Induction for Microprocessor Design Verification
Fulvio Corno, Gianluca Cumani, Matteo Sonza Reorda...