Sciweavers

254 search results - page 15 / 51
» Weaving Relations for Cache Performance
Sort
View
IEEEPACT
2008
IEEE
14 years 3 months ago
Distributed cooperative caching
This paper presents the Distributed Cooperative Caching, a scalable and energy-efficient scheme to manage chip multiprocessor (CMP) cache resources. The proposed configuration is...
Enric Herrero, José González, Ramon ...
DATE
2000
IEEE
90views Hardware» more  DATE 2000»
14 years 1 months ago
Fast Cache and Bus Power Estimation for Parameterized System-on-a-Chip Design
We present a technique for fast estimation of the power consumed by the cache and bus sub-system of a parameterized system-on-a-chip design for a given application. The technique ...
Jörg Henkel, Tony Givargis, Frank Vahid
HPCA
2005
IEEE
14 years 9 months ago
Using Virtual Load/Store Queues (VLSQs) to Reduce the Negative Effects of Reordered Memory Instructions
The use of large instruction windows coupled with aggressive out-oforder and prefetching capabilities has provided significant improvements in processor performance. In this paper...
Aamer Jaleel, Bruce L. Jacob
ISCA
2010
IEEE
214views Hardware» more  ISCA 2010»
13 years 10 months ago
Translation caching: skip, don't walk (the page table)
This paper explores the design space of MMU caches that accelerate virtual-to-physical address translation in processor architectures, such as x86-64, that use a radix tree page t...
Thomas W. Barr, Alan L. Cox, Scott Rixner
ICWS
2003
IEEE
13 years 10 months ago
SOAP Optimization via Client Side Caching
The Simple Object Access Protocol (SOAP) [1] is an emerging technology in the field of web services. Web services demand high performance, security and extensibility. SOAP, being ...
Kiran Devaram, Daniel Andresen