Sciweavers

ISCA
2010
IEEE
216views Hardware» more  ISCA 2010»
13 years 10 months ago
The impact of management operations on the virtualized datacenter
Virtualization has the potential to dramatically reduce the total cost of ownership of datacenters and increase the flexibility of deployments for general-purpose workloads. If pr...
Vijayaraghavan Soundararajan, Jennifer M. Anderson
ISCA
2010
IEEE
237views Hardware» more  ISCA 2010»
13 years 10 months ago
High performance cache replacement using re-reference interval prediction (RRIP)
Practical cache replacement policies attempt to emulate optimal replacement by predicting the re-reference interval of a cache block. The commonly used LRU replacement policy alwa...
Aamer Jaleel, Kevin B. Theobald, Simon C. Steely J...
ISCA
2010
IEEE
232views Hardware» more  ISCA 2010»
13 years 10 months ago
Evolution of thread-level parallelism in desktop applications
As the effective limits of frequency and instruction level parallelism have been reached, the strategy of microprocessor vendors has changed to increase the number of processing ...
Geoffrey Blake, Ronald G. Dreslinski, Trevor N. Mu...
ICECCS
2010
IEEE
105views Hardware» more  ICECCS 2010»
13 years 10 months ago
On Immunological Memory as a Function of a Recursive Proliferation Process
—We present a model that explains immunological memory as a consequence of the recursive proliferation of reactive and suppressive cells, where the relative proportion of these c...
Thomas Stibor, Anastasio Salazar-Bañuelos
ETS
2008
IEEE
110views Hardware» more  ETS 2008»
13 years 10 months ago
Insights into Innovative Classroom Practices with ICT: Identifying the Impetus for Change
Emily M. L. Wong, Sandy S. C. Li, Tat-heung Choi, ...
ETS
2008
IEEE
96views Hardware» more  ETS 2008»
13 years 10 months ago
Diagnosis Mechanism and Feedback System to Accomplish the Full-Loop Learning Architecture
Jia-Sheng Heh, Shao-Chun Li, Alex Chang, Maiga Cha...
ETS
2010
IEEE
153views Hardware» more  ETS 2010»
13 years 10 months ago
Analysis of resistive-bridging defects in SRAM core-cells: A comparative study from 90nm down to 40nm technology nodes
ÑIn this paper, we present a comparative study on the effects of resistive-bridging defects in the SRAM core-cells, considering different technology nodes. In particular, we analy...
Renan Alves Fonseca, Luigi Dilillo, Alberto Bosio,...
ETS
2010
IEEE
150views Hardware» more  ETS 2010»
13 years 10 months ago
Predicting dynamic specifications of ADCs with a low-quality digital input signal
— A new method is presented to test dynamic parameters of Analogue-to-Digital Converters (ADC). A noisy and nonlinear pulse is applied as the test stimulus, which is suitable for...
Xiaoqin Sheng, Vincent Kerzerho, Hans G. Kerkhoff
DSD
2010
IEEE
112views Hardware» more  DSD 2010»
13 years 10 months ago
Re-NUCA: Boosting CMP Performance Through Block Replication
— Chip Multiprocessor (CMP) systems have become the reference architecture for designing micro-processors, thanks to the improvements in semiconductor nanotechnology that have co...
Pierfrancesco Foglia, Cosimo Antonio Prete, Marco ...
DSD
2010
IEEE
111views Hardware» more  DSD 2010»
13 years 10 months ago
Faults Coverage Improvement Based on Fault Simulation and Partial Duplication
— A method how to improve the coverage of single faults in combinational circuits is proposed. The method is based on Concurrent Error Detection, but uses a fault simulation to f...
Jaroslav Borecky, Martin Kohlik, Hana Kubatova, Pa...