ASPDAC 1995 | Sciweavers

35

ASPDAC
1995
ACM

79views Hardware» more ASPDAC 1995»

Search space reduction in high level synthesis by use of an initial circuit

14 years 4 months ago

Most existing high-level synthesis(HLS) systems attempt to generate a circuit from a behavioral description \out of the void", using the entire design space as the search dom...

Atsushi Masuda, Hiroshi Imai, Jeffery P. Hansen, M...

claim paper

Read More »

40

click to vote

ASPDAC
1995
ACM

130views Hardware» more ASPDAC 1995»

Design for testability using register-transfer level partial scan selection

14 years 4 months ago

Download www.cecs.uci.edu

Abstract - An approach to top down design for testability using register-transfer level(RTL) partial scan selection is described. We propose a scan selection technique based on tes...

Akira Motohara, Sadami Takeoka, Toshinori Hosokawa...

claim paper

Read More »

34

click to vote

ASPDAC
1995
ACM

77views Hardware» more ASPDAC 1995»

A scheduling algorithm for synthesis of bus-partitioned architectures

14 years 4 months ago

Download www.cs.york.ac.uk

- Due to efficient interconnect structure and internal parallelism bus-partitioned architectures are very beneficial for sub-micron chip design. This paper presents a new approach ...

Vasily G. Moshnyaga, Fumiaki Ohbayashi, Keikichi T...

claim paper

Read More »

21

click to vote

ASPDAC
1995
ACM

80views Hardware» more ASPDAC 1995»

Limits of using signatures for permutation independent Boolean comparison

14 years 4 months ago

Download www.cecs.uci.edu

Janett Mohnke, Paul Molitor, Sharad Malik

claim paper

Read More »

17

click to vote

ASPDAC
1995
ACM

93views Hardware» more ASPDAC 1995»

Architectural simulation for a programmable DSP chip set

14 years 4 months ago

Download www.cecs.uci.edu

Jong Tae Lee, Jaemin Kim, Jae Cheol Son

claim paper

Read More »

39

click to vote

ASPDAC
1995
ACM

103views Hardware» more ASPDAC 1995»

A scheduling algorithm for multiport memory minimization in datapath synthesis

14 years 4 months ago

Download www.cs.york.ac.uk

- In this paper, we present a new scheduling algorithms that generates area-efficient register transfer level datapaths with multiport memories. The proposed scheduling algorithm a...

Hae-Dong Lee, Sun-Young Hwang

claim paper

Read More »

20

click to vote

ASPDAC
1995
ACM

97views Hardware» more ASPDAC 1995»

On hazard-free implementation of speed-independent circuits

14 years 4 months ago

Download www.cs.york.ac.uk

Alex Kondratyev, Michael Kishinevsky, Alexandre Ya...

claim paper

Read More »

22

click to vote

ASPDAC
1995
ACM

70views Hardware» more ASPDAC 1995»

Performance-driven circuit partitioning for prototyping by using multiple FPGA chips

14 years 4 months ago

Download www.cs.york.ac.uk

Chunghee Kim, Hyunchul Shin, Young-Uk Yu

claim paper

Read More »

32

click to vote

ASPDAC
1995
ACM

99views Hardware» more ASPDAC 1995»

An integrated hardware-software cosimulation environment for heterogeneous systems prototyping

14 years 4 months ago

Download peace.snu.ac.kr

- In this paper, we present a hardware-software cosimulation environment for heterogeneoussystems. To be an efficient system verification environment for the rapid prototyping of h...

Yongjoo Kim, Kyuseok Kim, Youngsoo Shin, Taekyoon ...

claim paper

Read More »

23

click to vote

ASPDAC
1995
ACM

87views Hardware» more ASPDAC 1995»

Generic fuzzy logic CAD development tool

14 years 4 months ago