Sciweavers

    68
    Voted
    ASPDAC
    2010
    ACM
    133views Hardware» more  ASPDAC 2010»
    Checker-pattern and shared two pixels LOFIC CMOS image sensors
    15 years 1 months ago
    Checker-pattern and shared two pixels LOFIC CMOS image sensors
    Download  www.asp-dac.itri.org.tw
    Yoshiaki Tashiro, Shun Kawada, Shin Sakai, Shigeto...
    claim paper
    Read More »
    66
    Voted
    ASPDAC
    2010
    ACM
    117views Hardware» more  ASPDAC 2010»
    Variation tolerant logic mapping for crossbar array nano architectures
    15 years 1 months ago
    Variation tolerant logic mapping for crossbar array nano architectures
    Download  www.asp-dac.itri.org.tw
    Cihan Tunc, Mehdi Baradaran Tahoori
    claim paper
    Read More »
    123
    Voted
    ASPDAC
    2010
    ACM
    161views Hardware» more  ASPDAC 2010»
    A dual-MST approach for clock network synthesis
    15 years 1 months ago
    A dual-MST approach for clock network synthesis
    Download  www.cse.cuhk.edu.hk
    Abstract--In nanometer-scale VLSI physical design, clock network becomes a major concern on determining the total performance of digital circuit. Clock skew and PVT (Process, Volta...
    Jingwei Lu, Wing-Kai Chow, Chiu-Wing Sham, Evangel...
    claim paper
    Read More »
    112
    Voted
    ASPDAC
    2010
    ACM
    137views Hardware» more  ASPDAC 2010»
    Managing verification error traces with bounded model debugging
    15 years 1 months ago
    Managing verification error traces with bounded model debugging
    Download  www.eecg.toronto.edu
    Managing long verification error traces is one of the key challenges of automated debugging engines. Today, debuggers rely on the iterative logic array to model sequential behavior...
    Sean Safarpour, Andreas G. Veneris, Farid N. Najm
    claim paper
    Read More »
    67
    Voted
    ASPDAC
    2010
    ACM
    110views Hardware» more  ASPDAC 2010»
    An alternative polychronous model and synthesis methodology for model-driven embedded software
    15 years 1 months ago
    An alternative polychronous model and synthesis methodology for model-driven embedded software
    Download  www.asp-dac.itri.org.tw
    Bijoy A. Jose, Sandeep K. Shukla
    claim paper
    Read More »
    85
    Voted
    ASPDAC
    2010
    ACM
    121views Hardware» more  ASPDAC 2010»
    Current source modeling in the presence of body bias
    15 years 1 months ago
    Current source modeling in the presence of body bias
    Download  www.asp-dac.itri.org.tw
    Saket Gupta, Sachin S. Sapatnekar
    claim paper
    Read More »
    83
    Voted
    ASPDAC
    2010
    ACM
    166views Hardware» more  ASPDAC 2010»
    -Possibility of ESL-: a software centric system design for multicore SoC in the upstream phase
    15 years 1 months ago
    -Possibility of ESL-: a software centric system design for multicore SoC in the upstream phase
    Download  www.asp-dac.itri.org.tw
    Koichiro Yamashita
    claim paper
    Read More »
    89
    Voted
    ASPDAC
    2010
    ACM
    105views Hardware» more  ASPDAC 2010»
    Physical design techniques for optimizing RTA-induced variations
    15 years 1 months ago
    Physical design techniques for optimizing RTA-induced variations
    Download  www.asp-dac.itri.org.tw
    Yaoguang Wei, Jiang Hu, Frank Liu, Sachin S. Sapat...
    claim paper
    Read More »
    82
    Voted
    ASPDAC
    2010
    ACM
    105views Hardware» more  ASPDAC 2010»
    Simultaneous slack budgeting and retiming for synchronous circuits optimization
    15 years 1 months ago
    Simultaneous slack budgeting and retiming for synchronous circuits optimization
    Download  www.asp-dac.itri.org.tw
    Shenghua Liu, Yuchun Ma, Xianlong Hong, Yu Wang
    claim paper
    Read More »
    109
    Voted
    ASPDAC
    2010
    ACM
    183views Hardware» more  ASPDAC 2010»
    Multi-operand adder synthesis on FPGAs using generalized parallel counters
    15 years 1 months ago
    Multi-operand adder synthesis on FPGAs using generalized parallel counters
    Download  qir.kyushu-u.ac.jp
    Multi-operand adders, which are also found in parallel multipliers, usually consist of the compression trees which reduce the number of operands per a bit to two, and the carrypro...
    Taeko Matsunaga, Shinji Kimura, Yusuke Matsunaga
    claim paper
    Read More »
    « first‹ previous12345678next ›last »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.