Sciweavers

ASPDAC
2010
ACM
133views Hardware» more  ASPDAC 2010»
13 years 9 months ago
Checker-pattern and shared two pixels LOFIC CMOS image sensors
Yoshiaki Tashiro, Shun Kawada, Shin Sakai, Shigeto...
ASPDAC
2010
ACM
161views Hardware» more  ASPDAC 2010»
13 years 9 months ago
A dual-MST approach for clock network synthesis
Abstract--In nanometer-scale VLSI physical design, clock network becomes a major concern on determining the total performance of digital circuit. Clock skew and PVT (Process, Volta...
Jingwei Lu, Wing-Kai Chow, Chiu-Wing Sham, Evangel...
ASPDAC
2010
ACM
137views Hardware» more  ASPDAC 2010»
13 years 9 months ago
Managing verification error traces with bounded model debugging
Managing long verification error traces is one of the key challenges of automated debugging engines. Today, debuggers rely on the iterative logic array to model sequential behavior...
Sean Safarpour, Andreas G. Veneris, Farid N. Najm
ASPDAC
2010
ACM
121views Hardware» more  ASPDAC 2010»
13 years 9 months ago
Current source modeling in the presence of body bias
Saket Gupta, Sachin S. Sapatnekar
ASPDAC
2010
ACM
105views Hardware» more  ASPDAC 2010»
13 years 9 months ago
Physical design techniques for optimizing RTA-induced variations
Yaoguang Wei, Jiang Hu, Frank Liu, Sachin S. Sapat...
ASPDAC
2010
ACM
105views Hardware» more  ASPDAC 2010»
13 years 9 months ago
Simultaneous slack budgeting and retiming for synchronous circuits optimization
Shenghua Liu, Yuchun Ma, Xianlong Hong, Yu Wang
ASPDAC
2010
ACM
183views Hardware» more  ASPDAC 2010»
13 years 9 months ago
Multi-operand adder synthesis on FPGAs using generalized parallel counters
Multi-operand adders, which are also found in parallel multipliers, usually consist of the compression trees which reduce the number of operands per a bit to two, and the carrypro...
Taeko Matsunaga, Shinji Kimura, Yusuke Matsunaga