Sciweavers

DATE
2008
IEEE
158views Hardware» more  DATE 2008»
14 years 7 months ago
Performance Analysis of SoC Architectures Based on Latency-Rate Servers
This paper presents a method for static performance analysis of SoC architectures. The method is based on a network calculus theory known as LR servers. This network calculus is e...
Jelte Peter Vink, Kees van Berkel, Pieter van der ...
DATE
2008
IEEE
153views Hardware» more  DATE 2008»
14 years 7 months ago
An Optimized Message Passing Framework for Parallel Implementation of Signal Processing Applications
Novel reconfigurable computing platforms enable efficient realizations of complex signal processing applications by allowing exploitation of parallelization resulting in high thro...
Sankalita Saha, Jason Schlessman, Sebastian Puthen...
DATE
2008
IEEE
141views Hardware» more  DATE 2008»
14 years 7 months ago
Hot Wire Anemometric MEMS Sensor for Water Flow Monitoring
This paper presents an application based on a hot wire anemometric sensor in MEMS technology in the field of water flow monitoring. New generations of MEMS sensors feature remarka...
Massimiliano Melani, Lorenzo Bertini, Marco De Mar...
DATE
2008
IEEE
133views Hardware» more  DATE 2008»
14 years 7 months ago
Memory Organization with Multi-Pattern Parallel Accesses
We propose an interleaved memory organization supporting multi-pattern parallel accesses in twodimensional (2D) addressing space. Our proposal targets computing systems with high ...
Arseni Vitkovski, Georgi Kuzmanov, Georgi Gaydadji...
DATE
2008
IEEE
81views Hardware» more  DATE 2008»
14 years 7 months ago
Using UML as Front-end for Heterogeneous Software Code Generation Strategies
In this paper we propose an embedded software design flow, which starts from an UML model and provides automatic mapping to other models like Simulink or finite-state machines (FS...
Lisane B. de Brisolara, Marcio F. da S. Oliveira, ...
DATE
2008
IEEE
139views Hardware» more  DATE 2008»
14 years 7 months ago
Instruction Re-encoding Facilitating Dense Embedded Code
Reducing the code size of embedded applications is one of the important constraint in embedded system design. Code compression can provide substantial savings in terms of size. In...
Talal Bonny, Jörg Henkel
DATE
2008
IEEE
182views Hardware» more  DATE 2008»
14 years 7 months ago
A Novel Low Overhead Fault Tolerant Kogge-Stone Adder Using Adaptive Clocking
— As the feature size of transistors gets smaller, fabricating them becomes challenging. Manufacturing process follows various corrective design-for-manufacturing (DFM) steps to ...
Swaroop Ghosh, Patrick Ndai, Kaushik Roy
DATE
2008
IEEE
92views Hardware» more  DATE 2008»
14 years 7 months ago
Latch Modeling for Statistical Timing Analysis
—Latch based circuits are widely adopted in high performance circuits. But there is a lack of accurate latch models for doing timing analysis. In this paper, we propose a new lat...
Sean X. Shi, Anand Ramalingam, Daifeng Wang, David...
DATE
2008
IEEE
132views Hardware» more  DATE 2008»
14 years 7 months ago
Coarse-Grain MTCMOS Sleep Transistor Sizing Using Delay Budgeting
Power gating is one of the most effective techniques in reducing the standby leakage current of VLSI circuits. In this paper we introduce a new approach for sleep transistor sizin...
Ehsan Pakbaznia, Massoud Pedram
DATE
2008
IEEE
107views Hardware» more  DATE 2008»
14 years 7 months ago
Effective Loop Partitioning and Scheduling under Memory and Register Dual Constraints
ÄÓÓÔ× Ö Ø ÑÓ×Ø ÑÔÓÖØ ÒØ × Ø ÓÒ× ÓÖ Ñ ÔÔÐ ¹ Ø ÓÒ׺ ÌÓ Ú Ô Ö ÓÖÑ Ò ¸ ØÛÓ ÐÓÓÔ ØÖ Ò× ÓÖ¹ Ñ Ø ÓÒ Ø Ò ÕÙ × Ö Ó Ø ...
Chun Jason Xue, Edwin Hsing-Mean Sha, Zili Shao, M...