Sciweavers

ITC
2002
IEEE
86views Hardware» more  ITC 2002»
14 years 1 months ago
Incremental Diagnosis of Multiple Open-Interconnects
With increasing chip interconnect distances, openinterconnect is becoming an important defect. The main challenge with open-interconnects stems from its non-deterministic real-lif...
Jiang Brandon Liu, Andreas G. Veneris, Hiroshi Tak...
ITC
2002
IEEE
94views Hardware» more  ITC 2002»
14 years 1 months ago
Techniques to Reduce Data Volume and Application Time for Transition Test
1 Scan based transition tests are added to improve the detection of speed failures using scan tests. Empirical data suggests that both data volume and application time, for transi...
Xiao Liu, Michael S. Hsiao, Sreejit Chakravarty, P...
ITC
2002
IEEE
112views Hardware» more  ITC 2002»
14 years 1 months ago
Multiplets, Models, and the Search for Meaning: Improving Per-Test Fault Diagnosis
The advantage to “one test at a time” fault diagnosis is its ability to implicate the components of complicated defect behaviors. The disadvantage is the large size and opacit...
David B. Lavo, Ismed Hartanto, Tracy Larrabee
ITC
2002
IEEE
98views Hardware» more  ITC 2002»
14 years 1 months ago
An Effective Diagnosis Method to Support Yield Improvement
Camelia Hora, Rene Segers, Stefan Eichenberger, Ma...
ITC
2002
IEEE
135views Hardware» more  ITC 2002»
14 years 1 months ago
Test Coverage: What Does It Mean When a Board Test Passes?
ct Characterizing board test coverage as a percentage of devices or nodes having tests does not accurately portray coverage, especially in a limited access testing environment that...
Kathy Hird, Kenneth P. Parker, Bill Follis
ITC
2002
IEEE
72views Hardware» more  ITC 2002»
14 years 1 months ago
Test Point Insertion that Facilitates ATPG in Reducing Test Time and Data Volume
Efficient production testing is frequently hampered because current digital circuits require test sets which are too large. These test sets can be reduced significantly by means...
M. J. Geuzebroek, J. Th. van der Linden, A. J. van...
ITC
2002
IEEE
102views Hardware» more  ITC 2002»
14 years 1 months ago
Adapting an SoC to ATE Concurrent Test Capabilities
Rainer Dorsch, Ramón Huerta Rivera, Hans-Jo...
ITC
2002
IEEE
99views Hardware» more  ITC 2002»
14 years 1 months ago
Verifying Properties Using Sequential ATPG
This paper develops a novel approach for formally verifying both safety and liveness properties of designs using sequential ATPG tools. The properties are automatically mapped int...
Jacob A. Abraham, Vivekananda M. Vedula, Daniel G....
ISVLSI
2002
IEEE
104views VLSI» more  ISVLSI 2002»
14 years 1 months ago
Scalable VLSI Architecture for GF(p) Montgomery Modular Inverse Computation
Modular inverse computation is needed in several public key cryptographic applications. In this work, we present two VLSI hardware implementations used in the calculation of Montg...
Adnan Abdul-Aziz Gutub, Alexandre F. Tenca, &Ccedi...