Sciweavers

ICCAD
2006
IEEE
152views Hardware» more  ICCAD 2006»
14 years 5 months ago
CMOS-MEMS integration: why, how and what?
CMOS-MEMS integration can improve the performance of the MEMS (micro-electromechanical systems), allows for smaller packages and leads to a lower packaging and instrumentation cos...
Ann Witvrouw
ICCAD
2006
IEEE
117views Hardware» more  ICCAD 2006»
14 years 5 months ago
A timing dependent power estimation framework considering coupling
In this paper, we propose a timing dependent dynamic power estimation framework that considers the impact of coupling and glitches. We show that relative switching activities and ...
Debjit Sinha, DiaaEldin Khalil, Yehea I. Ismail, H...
ICCAD
2006
IEEE
129views Hardware» more  ICCAD 2006»
14 years 5 months ago
A high-quality mixed-size analytical placer considering preplaced blocks and density constraints
In addition to wirelength, modern placers need to consider various constraints such as preplaced blocks and density. We propose a high-quality analytical placement algorithm consi...
Tung-Chieh Chen, Zhe-Wei Jiang, Tien-Chang Hsu, Hs...
ICCAD
2006
IEEE
101views Hardware» more  ICCAD 2006»
14 years 5 months ago
Thermal-induced leakage power optimization by redundant resource allocation
Traditionally, at early design stages, leakage power is associated with the number of transistors in a design. Hence, intuitively an implementation with minimum resource usage wou...
Min Ni, Seda Ogrenci Memik
ICCAD
2006
IEEE
131views Hardware» more  ICCAD 2006»
14 years 8 months ago
High-level synthesis challenges and solutions for a dynamically reconfigurable processor
A dynamically reconfigurable processor (DRP) is designed to achieve high area efficiency by switching reconfigurable data paths dynamically. Our DRP architecture has a stand alone...
Takao Toi, Noritsugu Nakamura, Yoshinosuke Kato, T...
ICCAD
2006
IEEE
141views Hardware» more  ICCAD 2006»
14 years 8 months ago
Algorithms for MIS vector generation and pruning
Ignoring the effect of simultaneous switching for logic gates causes silicon failures for high performance microprocessor designs. The main reason to omit this effect is the run...
Kenneth S. Stevens, Florentin Dartu
ICCAD
2006
IEEE
119views Hardware» more  ICCAD 2006»
14 years 8 months ago
FastRoute: a step to integrate global routing into placement
Because of the increasing dominance of interconnect issues in advanced IC technology, placement has become a critical step in the IC design flow. To get accurate interconnect inf...
Min Pan, Chris C. N. Chu
ICCAD
2006
IEEE
113views Hardware» more  ICCAD 2006»
14 years 8 months ago
A new statistical max operation for propagating skewness in statistical timing analysis
Statistical static timing analysis (SSTA) is emerging as a solution for predicting the timing characteristics of digital circuits under process variability. For computing the stat...
Kaviraj Chopra, Bo Zhai, David Blaauw, Dennis Sylv...