Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

32

ICCD
1997
IEEE

favoriteEmaildiscussreport

115views Hardware» more ICCD 1997»

A Low Power Approach to Floating Point Adder Design

14 years 3 months ago

A Low Power Approach to Floating Point Adder Design

Download www2.informatik.uni-jena.de

R. V. K. Pillai, Dhamin Al-Khalili, Asim J. Al-Kha

Real-time Traffic

Hardware | ICCD 1997 |

claim paper

Related Content

» A LowPower Carry Skip Adder with Fast Saturation

» RedundantDigit FloatingPoint Addition Scheme Based on a Stored Rounding Value

» Novel BCD Adders and Their Reversible Logic Implementation for IEEE 754r Format

» Decimal FloatingPoint Adder and Multifunction Unit with InjectionBased Rounding

» Low energy asynchronous architectures

» A Double Precision Floating Point Multiplier Suitably Designed for FPGAs and ASICs

» Energy delay measures of barrel switch architectures for prealignment of floating point op...

» Low Power Reversible Parallel Binary AdderSubtractor

» Unified Approach to the Design of Modulo2n 1 Adders Based on SignedLSB Representation of ...

Post Info
More Details (n/a)

Added	06 Aug 2010
Updated	06 Aug 2010
Type	Conference
Year	1997
Where	ICCD
Authors	R. V. K. Pillai, Dhamin Al-Khalili, Asim J. Al-Khalili

Comments (0)