Sciweavers

67 search results - page 2 / 14
» Adaptive Aggregation on Chip Multiprocessors
Sort
View
HPCA
2006
IEEE
14 years 10 months ago
Dynamic power-performance adaptation of parallel computation on chip multiprocessors
Previous proposals for power-aware thread-level parallelism on chip multiprocessors (CMPs) mostly focus on multiprogrammed workloads. Nonetheless, parallel computation of a single...
Jian Li, José F. Martínez
HIPEAC
2009
Springer
14 years 4 months ago
Adapting Application Mapping to Systematic Within-Die Process Variations on Chip Multiprocessors
Process variations, which lead to timing and power variations across identically-designed components, have been identified as one of the key future design challenges by the semico...
Yang Ding, Mahmut T. Kandemir, Mary Jane Irwin, Pa...
DATE
2009
IEEE
137views Hardware» more  DATE 2009»
14 years 4 months ago
Adaptive prefetching for shared cache based chip multiprocessors
Abstract—Chip multiprocessors (CMPs) present a unique scenario for software data prefetching with subtle tradeoffs between memory bandwidth and performance. In a shared L2 based ...
Mahmut T. Kandemir, Yuanrui Zhang, Ozcan Ozturk
ISCA
2010
IEEE
236views Hardware» more  ISCA 2010»
14 years 2 months ago
Elastic cooperative caching: an autonomous dynamically adaptive memory hierarchy for chip multiprocessors
Next generation tiled microarchitectures are going to be limited by off-chip misses and by on-chip network usage. Furthermore, these platforms will run an heterogeneous mix of ap...
Enric Herrero, José González, Ramon ...
ASPLOS
2008
ACM
13 years 11 months ago
Adaptive set pinning: managing shared caches in chip multiprocessors
Shekhar Srikantaiah, Mahmut T. Kandemir, Mary Jane...