Sciweavers

15 search results - page 1 / 3
» Configuring multiple scan chains for minimum test time
Sort
View
ICCAD
1992
IEEE
96views Hardware» more  ICCAD 1992»
13 years 11 months ago
Configuring multiple scan chains for minimum test time
Sridhar Narayanan, Rajesh Gupta, Melvin A. Breuer
VTS
2003
IEEE
122views Hardware» more  VTS 2003»
14 years 28 days ago
A Reconfigurable Shared Scan-in Architecture
In this paper, an efficient technique for test data volume reduction based on the shared scan-in (Illinois Scan) architecture and the scan chain reconfiguration (Dynamic Scan) arc...
Samitha Samaranayake, Emil Gizdarski, Nodari Sitch...
ICCAD
2007
IEEE
135views Hardware» more  ICCAD 2007»
14 years 4 months ago
A selective pattern-compression scheme for power and test-data reduction
— This paper proposes a selective pattern-compression scheme to minimize both test power and test data volume during scan-based testing. The proposed scheme will selectively supp...
Chia-Yi Lin, Hung-Ming Chen
DATE
2006
IEEE
82views Hardware» more  DATE 2006»
14 years 1 months ago
Concurrent core test for SOC using shared test set and scan chain disable
A concurrent core test approach is proposed to reduce the test cost of SOC. Multiple cores in SOC can be tested simultaneously by using a shared test set and scan chain disable. P...
Gang Zeng, Hideo Ito