1581 search results - page 79 / 317 » Date Warehouse Design |
150
Voted
DATE
2003
IEEE
15 years 8 months ago
2003
IEEE
In system-level platform-based embedded systems design, the mapping model is a crucial link between the application model and the architecture model. All three models must match w...
121
Voted
DATE
2010
IEEE
15 years 8 months ago
2010
IEEE
Abstract—Behavioral synthesis is the compilation of an Electronic system-level (ESL) design into an RTL implementation. We present a suite of optimizations for equivalence checki...
DATE
2010
IEEE
15 years 8 months ago
2010
IEEE
The design and first measuring results of an ultra-low power 12bit Successive-Approximation ADC for autonomous multi-sensor systems are presented. The comparator and the DAC are o...
104
Voted
DATE
2000
IEEE
15 years 7 months ago
2000
IEEE
This paper presents a methodology towards synthesis of high performance analog circuits. Layout parasitics are estimated and compensated during circuit sizing. Physical layout con...
156
click to vote
DATE
2010
IEEE
15 years 7 months ago
2010
IEEE
We model and verify analog designs in the presence of noise and process variation using an automated theorem prover, MetiTarski. Due to the statistical nature of noise, we propose ...