Sciweavers

2945 search results - page 557 / 589
» Designing and Implementing Malicious Hardware
Sort
View
MICRO
2010
IEEE
175views Hardware» more  MICRO 2010»
15 years 2 months ago
Efficient Selection of Vector Instructions Using Dynamic Programming
Accelerating program performance via SIMD vector units is very common in modern processors, as evidenced by the use of SSE, MMX, VSE, and VSX SIMD instructions in multimedia, scien...
Rajkishore Barik, Jisheng Zhao, Vivek Sarkar
SENSYS
2010
ACM
15 years 1 months ago
Evolution and sustainability of a wildlife monitoring sensor network
As sensor network technologies become more mature, they are increasingly being applied to a wide variety of applications, ranging from agricultural sensing to cattle, oceanic and ...
Vladimir Dyo, Stephen A. Ellwood, David W. Macdona...
ICCAD
2009
IEEE
133views Hardware» more  ICCAD 2009»
15 years 1 months ago
A parallel preconditioning strategy for efficient transistor-level circuit simulation
A parallel computing approach for large-scale SPICE-accurate circuit simulation is described that is based on a new preconditioned iterative solver. The preconditioner involves the...
Heidi Thornquist, Eric R. Keiter, Robert J. Hoekst...
ISCA
2011
IEEE
240views Hardware» more  ISCA 2011»
14 years 7 months ago
Virtualizing performance asymmetric multi-core systems
Performance-asymmetric multi-cores consist of heterogeneous cores, which support the same ISA, but have different computing capabilities. To maximize the throughput of asymmetric...
Youngjin Kwon, Changdae Kim, Seungryoul Maeng, Jae...
SIGMETRICS
2011
ACM
245views Hardware» more  SIGMETRICS 2011»
14 years 6 months ago
Record and transplay: partial checkpointing for replay debugging across heterogeneous systems
Software bugs that occur in production are often difficult to reproduce in the lab due to subtle differences in the application environment and nondeterminism. To address this pr...
Dinesh Subhraveti, Jason Nieh