Sciweavers

257 search results - page 39 / 52
» Electronic circuit reliability modeling
Sort
View
TVLSI
2010
13 years 4 months ago
Discrete Buffer and Wire Sizing for Link-Based Non-Tree Clock Networks
Clock network is a vulnerable victim of variations as well as a main power consumer in many integrated circuits. Recently, link-based non-tree clock network attracts people's...
Rupak Samanta, Jiang Hu, Peng Li
DATE
2006
IEEE
91views Hardware» more  DATE 2006»
14 years 3 months ago
On-chip 8GHz non-periodic high-swing noise detector
In this paper we present an overview of an on-chip noise detection circuit. Mainly, this work is different form the previous works concerning on-chip noise measurement in one or m...
Mohamed Abbas, Makoto Ikeda, Kunihiro Asada
GLVLSI
2006
IEEE
144views VLSI» more  GLVLSI 2006»
14 years 3 months ago
Crosstalk analysis in nanometer technologies
Process variations have become a key concern of circuit designers because of their significant, yet hard to predict impact on performance and signal integrity of VLSI circuits. St...
Shahin Nazarian, Ali Iranli, Massoud Pedram
MICRO
2008
IEEE
208views Hardware» more  MICRO 2008»
14 years 4 months ago
Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology
— As semiconductor processing techniques continue to scale down, transient faults, also known as soft errors, are increasingly becoming a reliability threat to high-performance m...
Wangyuan Zhang, Tao Li
ESAW
2007
Springer
14 years 4 months ago
Arguing about Reputation: The LRep Language
In the field of multiagent systems (MAS), the computational models of trust and reputation have attracted increasing interest since electronic and open environments became a reali...
Isaac Pinyol, Jordi Sabater-Mir