Sciweavers

251 search results - page 28 / 51
» Hierarchical Modeling and Simulation of Large Analog Circuit...
Sort
View
GLVLSI
2010
IEEE
310views VLSI» more  GLVLSI 2010»
14 years 11 days ago
Graphene tunneling FET and its applications in low-power circuit design
Graphene nanoribbon tunneling FETs (GNR TFETs) are promising devices for post-CMOS low-power applications because of the low subthreshold swing, high Ion/Ioff, and potential for l...
Xuebei Yang, Jyotsna Chauhan, Jing Guo, Kartik Moh...
ITC
1998
IEEE
120views Hardware» more  ITC 1998»
13 years 12 months ago
Test generation in VLSI circuits for crosstalk noise
This paper addresses the problem of efficiently and accurately generating two-vector tests for crosstalk induced effects, such as pulses, signal speedup and slowdown, in digital c...
Weiyu Chen, Sandeep K. Gupta, Melvin A. Breuer
GCC
2004
Springer
14 years 1 months ago
Trust Establishment in Large Scale Grid Settings
Trust establishment is hard in grid architecture by the ad hoc nature. To set up trust in large scale of network is more difficult. In this paper, we propose an automatic key manag...
Bo Zhu, Tieyan Li, Huafei Zhu, Mohan S. Kankanhall...
DAC
2006
ACM
14 years 8 months ago
MARS-C: modeling and reduction of soft errors in combinational circuits
Due to the shrinking of feature size and reduction in supply voltages, nanoscale circuits have become more susceptible to radiation induced transient faults. In this paper, we pre...
Natasa Miskov-Zivanov, Diana Marculescu
VLSID
2008
IEEE
149views VLSI» more  VLSID 2008»
14 years 8 months ago
NBTI Degradation: A Problem or a Scare?
Negative Bias Temperature Instability (NBTI) has been identified as a major and critical reliability issue for PMOS devices in nano-scale designs. It manifests as a negative thres...
Kewal K. Saluja, Shriram Vijayakumar, Warin Sootka...