731 search results - page 8 / 147 » Interconnect modeling for improved system-level design optim... |
125
Voted
ICCAD
1994
IEEE
15 years 7 months ago
1994
IEEE
We consider the problem of performance driven lookup-table (LUT) based technology mapping for FPGAs using a general delay model. In the general delay model, each interconnection e...
DAC
2004
ACM
16 years 4 months ago
2004
ACM
126
click to vote
ISCA
2008
IEEE
15 years 9 months ago
2008
IEEE
Recently, Network-on-Chip (NoC) architectures have gained popularity to address the interconnect delay problem for designing CMP / multi-core / SoC systems in deep sub-micron tech...
130
Voted
FPGA
2008
ACM
15 years 5 months ago
2008
ACM
Logical effort (LE) is a linear technique for modelling the delay of a circuit in a technology independent manner. It offers the potential to simplify delay models for FPGAs and g...
113
Voted
ICCD
2006
IEEE
16 years 10 days ago
2006
IEEE
— New back-end design for manufacturability rules have brought guarantee rules for interconnect matching. These rules indicate a certain capacitance matching guarantee given spac...