894 search results - page 65 / 179 » Optimizations for LTL Synthesis |
141
Voted
DATE
1999
IEEE
15 years 8 months ago
1999
IEEE
In this paper, we present a system synthesis algorithm, called MOCSYN, which partitions and schedules embedded system specifications to intellectual property cores in an integrate...
125
click to vote
DAC
2009
ACM
16 years 5 months ago
2009
ACM
At runtime, an embedded control system can switch between alternative functional modes. In each mode, the system operates by using a schedule and controllers that exploit the avai...
120
click to vote
CAV
2009
Springer
16 years 4 months ago
2009
Springer
Abstract. Most specification languages express only qualitative constraints. However, among two implementations that satisfy a given specification, one may be preferred to another....
146
click to vote
ISLPED
2003
ACM
15 years 9 months ago
2003
ACM
This paper addresses two aspects of low-power design for FPGA circuits. First, we present an RT-level power estimator for FPGAs with consideration of wire length. The power estima...
110
click to vote
DATE
2010
IEEE
15 years 8 months ago
2010
IEEE
High-level synthesis has recently started to gain industrial acceptance, due to the improved quality of results and the multi-objective optimizations offered. One optimization area...