Sciweavers

1912 search results - page 48 / 383
» Optimizing interconnection policies
Sort
View
CCS
2009
ACM
14 years 10 months ago
Efficient IRM enforcement of history-based access control policies
Inlined Reference Monitor (IRM) is an established enforcement mechanism for history-based access control policies. IRM enforcement injects monitoring code into the binary of an un...
Fei Yan, Philip W. L. Fong
GECCO
2009
Springer
108views Optimization» more  GECCO 2009»
14 years 3 months ago
Genotypic differences and migration policies in an island model
Lourdes Araujo, Juan Julián Merelo Guerv&oa...
CASES
2007
ACM
14 years 1 months ago
INTACTE: an interconnect area, delay, and energy estimation tool for microarchitectural explorations
Prior work on modeling interconnects has focused on optimizing the wire and repeater design for trading off energy and delay, and is largely based on low level circuit parameters....
Rahul Nagpal, Arvind Madan, Bharadwaj Amrutur, Y. ...
HPCA
2003
IEEE
14 years 9 months ago
A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns
As the level of chip integration continues to advance at a fast pace, the desire for efficient interconnects-whether on-chip or off-chip--is rapidly increasing. Traditional interc...
Wai Hong Ho, Timothy Mark Pinkston
ICCAD
1996
IEEE
114views Hardware» more  ICCAD 1996»
14 years 1 months ago
An efficient approach to simultaneous transistor and interconnect sizing
In this paper, we study the simultaneous transistor and interconnect sizing (STIS) problem. We de ne a class of optimization problems as CH-posynomial programs and reveal a genera...
Jason Cong, Lei He