Sciweavers

1609 search results - page 316 / 322
» Problem Structure and Dependable Architecture
Sort
View
VLSID
2009
IEEE
108views VLSI» more  VLSID 2009»
14 years 8 months ago
Metric Based Multi-Timescale Control for Reducing Power in Embedded Systems
Abstract--Digital control for embedded systems often requires low-power, hard real-time computation to satisfy high control-loop bandwidth, low latency, and low-power requirements....
Forrest Brewer, João Pedro Hespanha, Nitin ...
HPCA
2004
IEEE
14 years 8 months ago
Out-of-Order Commit Processors
Modern out-of-order processors tolerate long latency memory operations by supporting a large number of inflight instructions. This is particularly useful in numerical applications...
Adrián Cristal, Daniel Ortega, Josep Llosa,...
ICCAD
2005
IEEE
127views Hardware» more  ICCAD 2005»
14 years 4 months ago
Hardware synthesis from guarded atomic actions with performance specifications
We present a new hardware synthesis methodology for guarded atomic actions (or rules), which satisfies performance-related scheduling specifications provided by the designer. The ...
Daniel L. Rosenband
ASPLOS
2010
ACM
14 years 2 months ago
Speculative parallelization using software multi-threaded transactions
With the right techniques, multicore architectures may be able to continue the exponential performance trend that elevated the performance of applications of all types for decades...
Arun Raman, Hanjun Kim, Thomas R. Mason, Thomas B....
FDG
2009
ACM
14 years 2 months ago
A requirements analysis for videogame design support tools
Designing videogames involves weaving together systems of rules, called game mechanics, which support and structure compelling player experiences. Thus a significant portion of ga...
Mark J. Nelson, Michael Mateas