Sciweavers

129 search results - page 9 / 26
» Process Variations and their Impact on Circuit Operation
Sort
View
MICRO
2003
IEEE
166views Hardware» more  MICRO 2003»
14 years 18 days ago
Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation
With increasing clock frequencies and silicon integration, power aware computing has become a critical concern in the design of embedded processors and systems-on-chip. One of the...
Dan Ernst, Nam Sung Kim, Shidhartha Das, Sanjay Pa...
ISVLSI
2008
IEEE
161views VLSI» more  ISVLSI 2008»
14 years 1 months ago
Impact of Technology Scaling on Digital Subthreshold Circuits
Subthreshold circuits exhibit ultra-low energy per operation at the expense of increased delay. In this contribution, the impact of technology scaling on digital subthreshold circ...
David Bol, Renaud Ambroise, Denis Flandre, Jean-Di...
FPGA
2007
ACM
153views FPGA» more  FPGA 2007»
14 years 1 months ago
Variation-aware routing for FPGAs
Chip design in the nanometer regime is becoming increasingly difficult due to process variations. ASIC designers have adopted statistical optimization techniques to mitigate the e...
Satish Sivaswamy, Kia Bazargan
ISQED
2008
IEEE
112views Hardware» more  ISQED 2008»
14 years 1 months ago
Robust Analog Design for Automotive Applications by Design Centering with Safe Operating Areas
The effects of random variations during the manufacturing process on devices can be simulated as a variation of transistor parameters. Device degradation, due to temperature or vo...
Udo Sobe, Karl-Heinz Rooch, Andreas Ripp, Michael ...
ISQED
2007
IEEE
146views Hardware» more  ISQED 2007»
14 years 1 months ago
Parameter-Variation-Aware Analysis for Noise Robustness
This paper studies the impact of variability on the noise robustness of logic gates using noise rejection curves (NRCs). NRCs allow noise pulses to be modeled using magnitude-dura...
Mosin Mondal, Kartik Mohanram, Yehia Massoud