Sciweavers

352 search results - page 25 / 71
» Quantifying Instruction Criticality
Sort
View
ANTSW
2010
Springer
13 years 9 months ago
Cooperation in a Heterogeneous Robot Swarm through Spatially Targeted Communication
Abstract. We consider a heterogeneous swarm robotic system composed of wheeled and aerial robots called foot-bots and eye-bots, respectively. The foot-bots are able to physically c...
Nithin Mathews, Anders Lyhne Christensen, Rehan O'...
MICRO
2000
IEEE
98views Hardware» more  MICRO 2000»
14 years 3 months ago
The store-load address table and speculative register promotion
Register promotion is an optimization that allocates a value to a register for a region of its lifetime where it is provably not aliased. Conventional compiler analysis cannot alw...
Matt Postiff, David Greene, Trevor N. Mudge
ICCD
2006
IEEE
103views Hardware» more  ICCD 2006»
14 years 7 months ago
Architectural Support for Run-Time Validation of Control Flow Transfer
—Current micro-architecture blindly uses the address in the program counter to fetch and execute instructions without validating its legitimacy. Whenever this blind-folded instru...
Yixin Shi, Sean Dempsey, Gyungho Lee
IPPS
2005
IEEE
14 years 4 months ago
Technology-based Architectural Analysis of Operand Bypass Networks for Efficient Operand Transport
As semiconductor feature sizes decrease, interconnect delay is becoming a dominant component of processor cycle times. This creates a critical need to shift microarchitectural des...
Hongkyu Kim, D. Scott Wills, Linda M. Wills
ISCA
2003
IEEE
144views Hardware» more  ISCA 2003»
14 years 4 months ago
Half-Price Architecture
Current-generation microprocessors are designed to process instructions with one and two source operands at equal cost. Handling two source operands requires multiple ports for ea...
Ilhyun Kim, Mikko H. Lipasti