1179 search results - page 73 / 236 » Relative Timing Based Verification of Timed Circuits and Sys... |
156
Voted
COMPSAC
2011
IEEE
14 years 3 months ago
2011
IEEE
— This paper discusses ongoing research into the development of an original composition portfolio themed on the concept of palimpsests of time and place. The research involves th...
126
click to vote
ICCAD
2003
IEEE
16 years 18 days ago
2003
IEEE
In this paper, we present a reduced order inodeling methodology, based on the utilization of optimal non-uniform grids generated by Gaussian spectral rules, for the direct passive...
128
click to vote
VTS
2003
IEEE
15 years 9 months ago
2003
IEEE
In this paper, an efficient technique for test data volume reduction based on the shared scan-in (Illinois Scan) architecture and the scan chain reconfiguration (Dynamic Scan) arc...
133
Voted
DATE
2003
IEEE
15 years 9 months ago
2003
IEEE
The design of high performance multimedia systems in a short time force us to use IP's blocks in many designs. However, their correct integration in a design implies more com...
135
Voted
BMCBI
2007
15 years 3 months ago
2007
Background: Whereas the molecular assembly of protein expression clones is readily automated and routinely accomplished in high throughput, sequence verification of these clones i...