Sciweavers

282 search results - page 2 / 57
» Reliability- and process-variation aware design of integrate...
Sort
View
TCAD
2008
115views more  TCAD 2008»
13 years 6 months ago
Statistical Thermal Profile Considering Process Variations: Analysis and Applications
The nonuniform substrate thermal profile and process variations are two major concerns in the present-day ultradeep submicrometer designs. To correctly predict performance/ leakage...
Javid Jaffari, Mohab Anis
FPGA
2007
ACM
153views FPGA» more  FPGA 2007»
14 years 1 months ago
Variation-aware routing for FPGAs
Chip design in the nanometer regime is becoming increasingly difficult due to process variations. ASIC designers have adopted statistical optimization techniques to mitigate the e...
Satish Sivaswamy, Kia Bazargan
FPL
2006
Springer
137views Hardware» more  FPL 2006»
13 years 10 months ago
FPGA Performance Optimization Via Chipwise Placement Considering Process Variations
Both custom IC and FPGA designs in the nanometer regime suffer from process variations. But different from custom ICs, FPGAs' programmability offers a unique design freedom t...
Lerong Cheng, Jinjun Xiong, Lei He, Mike Hutton
ISQED
2008
IEEE
124views Hardware» more  ISQED 2008»
14 years 1 months ago
Parasitic Aware Process Variation Tolerant Voltage Controlled Oscillator (VCO) Design
In this paper we present a parasitic aware, process variation tolerant optimization methodology that may be applied to nanoscale circuits to ensure better yield. A currentstarved ...
Dhruva Ghai, Saraju P. Mohanty, Elias Kougianos
MICRO
2008
IEEE
142views Hardware» more  MICRO 2008»
14 years 1 months ago
NBTI tolerant microarchitecture design in the presence of process variation
—Negative bias temperature instability (NBTI), which reduces the lifetime of PMOS transistors, is becoming a growing reliability concern for sub-micrometer CMOS technologies. Par...
Xin Fu, Tao Li, José A. B. Fortes