Sciweavers

2778 search results - page 31 / 556
» Reuse Technique in Hardware Design
Sort
View
IESS
2007
Springer
165views Hardware» more  IESS 2007»
14 years 3 months ago
Data Reuse Driven Memory and Network-On-Chip Co-Synthesis
NoCs present a possible communication infrastructure solution to deal with increased design complexity and shrinking time-to-market. The communication infrastructure is a signific...
Ilya Issenin, Nikil Dutt
ASAP
2007
IEEE
133views Hardware» more  ASAP 2007»
14 years 1 months ago
An Efficient Hardware Support for Control Data Validation
Software-based, fine-grain control flow integrity (CFI) validation technique has been proposed to enforce control flow integrity of program execution. By validating every indirect...
Yong-Joon Park, Zhao Zhang, Gyungho Lee
ISLPED
2005
ACM
96views Hardware» more  ISLPED 2005»
14 years 3 months ago
Region-level approximate computation reuse for power reduction in multimedia applications
ABSTRACT Motivated by data value locality and quality tolerance present in multimedia applications, we propose a new micro-architecture, Region-level Approximate Computation Buffer...
Xueqi Cheng, Michael S. Hsiao
DAC
1996
ACM
14 years 1 months ago
Design Methodology for Analog High Frequency ICs
This paper presents a methodology suited for high frequency analog IC design. The use of a top-down method with AHDL for circuit designers is proposed. In order to accelerate the ...
Yasunori Miyahara, Yoshimoto Oumi, Seijiro Moriyam...
ANCS
2011
ACM
12 years 9 months ago
ReClick - A Modular Dataplane Design Framework for FPGA-Based Network Virtualization
Network virtualization has emerged as a powerful technique to deploy novel services and experimental protocols over shared network infrastructures. Although recent research has hi...
Deepak Unnikrishnan, Justin Lu, Lixin Gao, Russell...