Sciweavers

1304 search results - page 174 / 261
» Simulation of Soliton Circuits
Sort
View
ISQED
2010
IEEE
177views Hardware» more  ISQED 2010»
16 years 20 days ago
Multi-corner, energy-delay optimized, NBTI-aware flip-flop design
With the CMOS transistors being scaled to sub 45nm and lower, Negative Bias Temperature Instability (NBTI) has become a major concern due to its impact on PMOS transistor aging pr...
Hamed Abrishami, Safar Hatami, Massoud Pedram
ISQED
2009
IEEE
117views Hardware» more  ISQED 2009»
16 years 18 days ago
Adaptive voltage controlled nanoelectronic addressing for yield, accuracy and resolution
An outstanding challenge for realizing nanoelectronic systems is nano-interface design, i.e., how to precisely access a nanoscale wire in an array for communication between a nano...
Bao Liu
DATE
2008
IEEE
143views Hardware» more  DATE 2008»
16 years 7 days ago
Comparison of Opamp-Based and Comparator-Based Delta-Sigma Modulation
Comparator-based switched capacitor (CBSC) circuits present an alternative approach to designing sampled data systems based on the principle of detecting a virtual ground conditio...
Massoud Momeni, Petru Bogdan Bacinschi, Manfred Gl...
134
Voted
DATE
2008
IEEE
75views Hardware» more  DATE 2008»
16 years 7 days ago
Wire Sizing Alternative - An Uniform Dual-rail Routing Architecture
To achieve minimum signal propagation delay, the nonuniform wire width routing architecture has been widely used in modern VLSI design. The non-uniform routing architecture exploi...
Fu-Wei Chen, Yi-Yu Liu
ISCAS
2008
IEEE
121views Hardware» more  ISCAS 2008»
16 years 6 days ago
A novel flash analog-to-digital converter
—In this paper a new ADC architecture of flash type is proposed. This proposed N-bit flash ADC replaces the (2N -1)-toN encoder with two (2N/2 -1)-to-(N/2) encoders to accomplish...
Chia-Nan Yeh, Yen-Tai Lai