Sciweavers

1728 search results - page 15 / 346
» The Size of Power Automata
Sort
View
DATE
2002
IEEE
89views Hardware» more  DATE 2002»
14 years 1 months ago
Sizing Power/Ground Meshes for Clocking and Computing Circuit Components
Arindam Mukherjee, Kai Wang, Lauren Hui Chen, Malg...
ISLPED
1998
ACM
75views Hardware» more  ISLPED 1998»
14 years 21 days ago
A power optimization method considering glitch reduction by gate sizing
Masanori Hashimoto, Hidetoshi Onodera, Keikichi Ta...
ICCAD
1995
IEEE
79views Hardware» more  ICCAD 1995»
14 years 14 hour ago
Optimal wire sizing and buffer insertion for low power and a generalized delay model
John Lillis, Chung-Kuan Cheng, Ting-Ting Y. Lin