Sciweavers

1994 search results - page 117 / 399
» The design of a high performance low power microprocessor
Sort
View
ICRA
2005
IEEE
99views Robotics» more  ICRA 2005»
14 years 2 months ago
Performance of Machines with Flexible Bodies Designed for Biomimetic Locomotion in Liquid Environments
— The self-propelled swimming performance of two prototypes designed to mimic the kinematics of real fish swimming at high Reynolds numbers is presented. The design methodology ...
Pablo Valdivia y Alvarado, Kamal Youcef-Toumi
ARITH
2001
IEEE
14 years 19 days ago
Computer Arithmetic-A Processor Architect's Perspective
The Instruction Set Architecture (ISA) of a programmable processor is the native languageof the machine. It defines the set of operations and resourcesthat are optimized for that ...
Ruby B. Lee
GLVLSI
2003
IEEE
152views VLSI» more  GLVLSI 2003»
14 years 2 months ago
Dynamic single-rail self-timed logic structures for power efficient synchronous pipelined designs
The realization of fast datapaths in signal processing environments requires fastest, power efficient logic styles with synchronous behavior. This paper presents a method to combi...
Frank Grassert, Dirk Timmermann
IPPS
2008
IEEE
14 years 3 months ago
Low power/area branch prediction using complementary branch predictors
Although high branch prediction accuracy is necessary for high performance, it typically comes at the cost of larger predictor tables and/or more complex prediction algorithms. Un...
Resit Sendag, Joshua J. Yi, Peng-fei Chuang, David...
DAC
1998
ACM
14 years 10 months ago
Multi-Pad Power/Ground Network Design for Uniform Distribution of Ground Bounce
This paper presents a method for power and ground (p/g) network routing for high speed CMOS chips with multiple p/g pads. Our objective is not to reduce the total amount of the gr...
Jaewon Oh, Massoud Pedram