Sciweavers

3600 search results - page 21 / 720
» The settling-time reducibility ordering
Sort
View
PERCOM
2006
ACM
14 years 7 months ago
Reducing Configuration Overhead with Goal-oriented Programming
The rapid increase in the number and variety of consumer-level electronic devices without the corresponding development of device management technology has lead to a configuration ...
Justin Mazzola Paluska, Hubert Pham, Umar Saif, Ch...
APWEB
2004
Springer
14 years 1 months ago
On Reducing Dynamic Web Page Construction Times
Many web sites incorporate dynamic web pages to deliver customized contents to their users. However, dynamic pages result in increased user response times due to their construction...
Suresha, Jayant R. Haritsa
DATE
2002
IEEE
135views Hardware» more  DATE 2002»
14 years 17 days ago
Reducing Test Application Time Through Test Data Mutation Encoding
In this paper we propose a new compression algorithm geared to reduce the time needed to test scan-based designs. Our scheme compresses the test vector set by encoding the bits th...
Sherief Reda, Alex Orailoglu
ISCAS
1999
IEEE
100views Hardware» more  ISCAS 1999»
13 years 12 months ago
Reduced complexity, high performance digital delta-sigma modulator for fractional-N frequency synthesis
This paper presents the design consideration of high order digital AZ modulators used as modulus controller for fractional-N frequency synthesizer. A third-order MASH structure (M...
Lizhong Sun, Thierry Lepley, Franck Nozahic, Amaud...
ISSS
1999
IEEE
149views Hardware» more  ISSS 1999»
13 years 12 months ago
A Buffer Merging Technique for Reducing Memory Requirements of Synchronous Dataflow Specifications
Synchronous Dataflow, a subset of dataflow, has proven to be a good match for specifying DSP programs. Because of the limited amount of memory in embedded DSPs, a key problem duri...
Praveen K. Murthy, Shuvra S. Bhattacharyya