Sciweavers

    300 search results - page 3 / 60
    » Tools and Methodologies for Low Power Design
    Sort
    View
    DAC
    2007
    ACM
    131views Computer Architecture» more  DAC 2007»
    Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop
    16 years 6 months ago
    Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop
    Download  cobweb.ecn.purdue.edu
    This paper presents a variation resilient circuit design technique for maintaining parametric yield of design under inherent variation in process parameters. We propose to utilize...
    Kunhyuk Kang, Kee-Jong Kim, Kaushik Roy
    claim paper
    Read More »
    130
    Voted
    ICCAD
    1999
    IEEE
    81views Hardware» more  ICCAD 1999»
    A novel design methodology for high performance and low power digital filters
    15 years 10 months ago
    A novel design methodology for high performance and low power digital filters
    Download  www.cs.york.ac.uk
    Khurram Muhammad, Kaushik Roy
    claim paper
    Read More »
    102
    Voted
    ITC
    2000
    IEEE
    55views Hardware» more  ITC 2000»
    Low power BIST design by hypergraph partitioning: methodology and architectures
    15 years 10 months ago
    Low power BIST design by hypergraph partitioning: methodology and architectures
    Download  dit.upc.es
    Patrick Girard, Christian Landrault, Loïs Gui...
    claim paper
    Read More »
    139
    Voted
    DAC
    1998
    ACM
    132views Computer Architecture» more  DAC 1998»
    Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques
    15 years 9 months ago
    Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques
    Download  www.kuroda.elec.keio.ac.jp
    Kimiyoshi Usami, Mutsunori Igarashi, Takashi Ishik...
    claim paper
    Read More »
    157
    Voted
    ISLPED
    1999
    ACM
    131views Hardware» more  ISLPED 1999»
    Challenges in clockgating for a low power ASIC methodology
    15 years 10 months ago
    Challenges in clockgating for a low power ASIC methodology
    Download  www.cs.utah.edu
    Gating the clock is an important technique used in low power design to disable unused modules of a circuit. Gating can save power by both preventing unnecessary activiiy in the lo...
    David Garrett, Mircea R. Stan, Alvar Dean
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.