Sciweavers

4116 search results - page 99 / 824
» Type Analysis for CHIP
Sort
View
DATE
2007
IEEE
55views Hardware» more  DATE 2007»
14 years 3 months ago
Sensitivity analysis for fault-analysis and tolerance in RF front-end circuitry
RFIC reliability is fast becoming a major bottleneck in the yield and performance of modern IC systems, as process complexity and levels of integration continually increase. Due t...
Tejasvi Das, P. R. Mukund
DATE
2005
IEEE
107views Hardware» more  DATE 2005»
14 years 2 months ago
On Statistical Timing Analysis with Inter- and Intra-Die Variations
In this paper, we highlight a fast, effective and practical statistical approach that deals with inter and intra-die variations in VLSI chips. Our methodology is applied to a numb...
Hratch Mangassarian, Mohab Anis
ISPD
1998
ACM
111views Hardware» more  ISPD 1998»
14 years 1 months ago
A pattern matching algorithm for verification and analysis of very large IC layouts
We propose a simple, isometry invariant pattern matching algorithm for an effective data reduction useful in layout-related data processing of very complex IC designs. The repeata...
Mariusz Niewczas, Wojciech Maly, Andrzej J. Strojw...
CHES
2006
Springer
74views Cryptology» more  CHES 2006»
14 years 17 days ago
Optically Enhanced Position-Locked Power Analysis
Abstract. This paper introduces a refinement of the power-analysis attack on integrated circuits. By using a laser to illuminate a specific area on the chip surface, the current th...
Sergei P. Skorobogatov
HOST
2009
IEEE
14 years 3 months ago
Analysis and Design of Active IC Metering Schemes
—Outsourcing the fabrication of semiconductor devices to merchant foundries raises some issues concerning the IP protection of the design. Active hardware metering schemes try to...
Roel Maes, Dries Schellekens, Pim Tuyls, Ingrid Ve...