Sciweavers

ISCA
2007
IEEE
128views Hardware» more  ISCA 2007»
14 years 3 months ago
Performance and security lessons learned from virtualizing the alpha processor
Virtualization has become much more important throughout the computer industry both to improve security and to support multiple workloads on the same hardware with effective isola...
Paul A. Karger
ISCA
2007
IEEE
208views Hardware» more  ISCA 2007»
14 years 3 months ago
Core fusion: accommodating software diversity in chip multiprocessors
This paper presents core fusion, a reconfigurable chip multiprocessor (CMP) architecture where groups of fundamentally independent cores can dynamically morph into a larger CPU, ...
Engin Ipek, Meyrem Kirman, Nevin Kirman, Jos&eacut...
ISCA
2007
IEEE
161views Hardware» more  ISCA 2007»
14 years 3 months ago
Physical simulation for animation and visual effects: parallelization and characterization for chip multiprocessors
We explore the emerging application area of physics-based simulation for computer animation and visual special effects. In particular, we examine its parallelization potential and...
Christopher J. Hughes, Radek Grzeszczuk, Eftychios...
ISCA
2007
IEEE
103views Hardware» more  ISCA 2007»
14 years 3 months ago
Ginger: control independence using tag rewriting
The negative performance impact of branch mis-predictions can be reduced by exploiting control independence (CI). When a branch mis-predicts, the wrong-path instructions up to the...
Andrew D. Hilton, Amir Roth
ISCA
2007
IEEE
171views Hardware» more  ISCA 2007»
14 years 3 months ago
Power provisioning for a warehouse-sized computer
Large-scale Internet services require a computing infrastructure that can be appropriately described as a warehouse-sized computing system. The cost of building datacenter facilit...
Xiaobo Fan, Wolf-Dietrich Weber, Luiz André...
ISCA
2007
IEEE
168views Hardware» more  ISCA 2007»
14 years 3 months ago
Limiting the power consumption of main memory
The peak power consumption of hardware components affects their power supply, packaging, and cooling requirements. When the peak power consumption is high, the hardware components...
Bruno Diniz, Dorgival Olavo Guedes Neto, Wagner Me...
ISCA
2007
IEEE
109views Hardware» more  ISCA 2007»
14 years 3 months ago
Raksha: a flexible information flow architecture for software security
Michael Dalton, Hari Kannan, Christos Kozyrakis
ISCA
2007
IEEE
162views Hardware» more  ISCA 2007»
14 years 3 months ago
BulkSC: bulk enforcement of sequential consistency
While Sequential Consistency (SC) is the most intuitive memory consistency model and the one most programmers likely assume, current multiprocessors do not support it. Instead, th...
Luis Ceze, James Tuck, Pablo Montesinos, Josep Tor...
ISCA
2007
IEEE
143views Hardware» more  ISCA 2007»
14 years 3 months ago
Performance pathologies in hardware transactional memory
Hardware Transactional Memory (HTM) systems reflect choices from three key design dimensions: conflict detection, version management, and conflict resolution. Previously propos...
Jayaram Bobba, Kevin E. Moore, Haris Volos, Luke Y...
ISCA
2007
IEEE
198views Hardware» more  ISCA 2007»
14 years 3 months ago
Making the fast case common and the uncommon case simple in unbounded transactional memory
Hardware transactional memory has great potential to simplify the creation of correct and efficient multithreaded programs, allowing programmers to exploit more effectively the s...
Colin Blundell, Joe Devietti, E. Christopher Lewis...