Sciweavers

20 search results - page 2 / 4
» Addressing instruction fetch bottlenecks by using an instruc...
Sort
View
FPGA
2005
ACM
107views FPGA» more  FPGA 2005»
14 years 3 months ago
Instruction set extension with shadow registers for configurable processors
Configurable processors are becoming increasingly popular for modern embedded systems (especially for the field-programmable system-on-a-chip). While steady progress has been made...
Jason Cong, Yiping Fan, Guoling Han, Ashok Jaganna...
IEEEPACT
2005
IEEE
14 years 3 months ago
Dual-Core Execution: Building a Highly Scalable Single-Thread Instruction Window
Current integration trends embrace the prosperity of single-chip multi-core processors. Although multi-core processors deliver significantly improved system throughput, single-thr...
Huiyang Zhou
ICCAD
2005
IEEE
141views Hardware» more  ICCAD 2005»
14 years 6 months ago
Architecture and compilation for data bandwidth improvement in configurable embedded processors
Many commercially available embedded processors are capable of extending their base instruction set for a specific domain of applications. While steady progress has been made in t...
Jason Cong, Guoling Han, Zhiru Zhang
CODES
2005
IEEE
14 years 3 months ago
Memory access optimizations in instruction-set simulators
Design of programmable processors and embedded applications requires instruction-set simulators for early exploration and validation of candidate architectures. Interpretive simul...
Mehrdad Reshadi, Prabhat Mishra
ISLPED
2000
ACM
110views Hardware» more  ISLPED 2000»
14 years 2 months ago
Cycle-accurate energy consumption measurement and analysis: case study of ARM7TDMI
We introduce an energy consumption analysis of complex digital systems through a case study of ARM7TDMI RISC processor by using a new energy measurement technique. We developed a ...
Naehyuck Chang, Kwanho Kim, Hyung Gyu Lee