548 search results - page 19 / 110 » Core-Selectability in Chip Multiprocessors |
134
click to vote
HPCA
2006
IEEE
16 years 4 months ago
2006
IEEE
Previous proposals for power-aware thread-level parallelism on chip multiprocessors (CMPs) mostly focus on multiprogrammed workloads. Nonetheless, parallel computation of a single...
145
click to vote
HPCA
2005
IEEE
16 years 4 months ago
2005
IEEE
In this paper, we study the instruction cache miss behavior of four modern commercial applications (a database workload, TPC-W, SPECjAppServer2002 and SPECweb99). These applicatio...
106
Voted
HIPEAC
2010
Springer
16 years 24 days ago
2010
Springer
Abstract. The shared-cache contention on Chip Multiprocessors causes performance degradation to applications and hurts system fairness. Many previously proposed solutions schedule ...
119
Voted
ICCD
2008
IEEE
16 years 20 days ago
2008
IEEE
— Heterogeneous Chip Multiprocessors (HMPs), such as the Cell Broadband Engine, offer a new design optimization opportunity by allowing designers to provide accelerators for appl...
131
click to vote
ICCD
2007
IEEE
16 years 20 days ago
2007
IEEE
This paper explores statistical simulation as a fast simulation technique for driving chip multiprocessor (CMP) design space exploration. The idea of statistical simulation is to ...